Throughput Optimization for High-Level Synthesis Using Resource Constraints

¹ Center for Energy-efficient Computing and Application, Peking University ² PKU/UCLA Joint Research Institution for Science and Engineering ³ University of California, Los Angeles

January 20, 2014 Fourth International Workshop on Polyhedral Compilation Techniques Vienna, Austria





(Very) High Level Picture

- FPGAs: Field-Programmable Gate Arrays
- ILS: High-Level Synthesis (from C to RTL)
- Synthesis: "from RTL to FPGA"
- Section 2 => A toolchain from C to hardware! (ex: Xilinx Vivado ISE)

- Our job: C to FPGA, using source-to-source C transfo.
- We focus on affine C programs :-)

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce

- ► HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce

- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce


- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce
- ⇒ Our solution: automatic, resource-aware data reuse optimization framework (combining loop transformations, on-chip buffers, and communication generation)
- ▶ HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce
- ⇒ Our solution: automatic, resource-aware data reuse optimization framework (combining loop transformations, on-chip buffers, and communication generation)
- HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- ⇒ Our solution: complete HLS-focused source-to-source compiler
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved

- Tremendous improvements on FPGA capacity/speed/energy
- But off-chip communications remains very costly, on-chip memory is scarce
- Our solution: automatic, resource-aware data reuse optimization framework (combining loop transformations, on-chip buffers, and communication generation)
- ► HLS/ESL tools have made great progresses (ex: AutoESL/Vivado)
- But still extensive manual effort needed for best performance
- ⇒ Our solution: complete HLS-focused source-to-source compiler
- Numerous previous research work on C-to-FPGA (PICO, DEFACTO, MMAlpha, etc.) and data reuse optimizations
- But (strong) limitations in applicability / transformations supported / performance achieved
- ⇒ Our solution: unleash the power of the polyhedral framework (loop transfo., comm. scheduling, etc.)

Performance Results



Benchmark	Description	basic off-chip	PolyOpt	hand-tuned [17]
denoise	3D Jacobi+Seidel-like 7-point stencils	0.02 GF/s	4.58 GF/s	52.0 GF/s
segmentation	3D Jacobi-like 7-point stencils	0.05 GF/s	24.91 GF/s	23.39 GF/s
DGEMM	matrix-multiplication	0.04 GF/s	22.72 GF/s	N/A
GEMVER	sequence of matrix-vector	0.10 GF/s	1.07 GF/s	N/A

- Convey HC-1 (4 Xilinx Virtex-6 FPGAs), total bandwidth up to 80GB/s
- AutoESL version 2011.1, use memory/control interfaces provided by Convey
- Core design frequency: 150MHz, off-chip memory frequency: 300HMz


Context of This Work

How to get good throughput?

- Good management of off-chip communications, and on-chip data reuse
- 2 Effective on-chip computation module
- Previous work focused on tiling, comm. optimization, localization, and "coarse-grain" parallelism exposure
- This work: focus on improving computation module (assume data is on-chip)
 - Question: are previous techniques enough?
 - Question: can we design techniques to improve pipelining efficiency?

Loop Pipelining [1/3]

- Depth: number of cycles needed to complete one iteration
- Initiation Interval (II): number of cycles to wait before the next iteration can start



- Total cycles: (LoopTripCount 1) * II + Depth
- Reasons for II > 1
 - Data dependence (typically loop-carried dependence)
 - Resource constraints (typically the resource needed is still in use)

Loop Pipelining [2/3]

Example (dgemm)

```
for (i = 0; i < ni; i++)
for (j = 0; j < nj; j++)
#pragma AP pipeline II=1
for (k = 0; k < nk; ++k)
        C[i][j] += alpha * A[i][k] * B[k][j];</pre>
```

This code has:

- inner loop marked for pipelining, target is 1
- but a loop-carried dependence
- Vivado finally uses II=6

Loop Pipelining [2/3]

Example (dgemm)

```
for (i = 0; i < ni; i++)
for (k = 0; k < nk; k++)
#pragma AP pipeline II=1
for (j = 0; j < nj; ++j)
        C[i][j] += alpha * A[i][k] * B[k][j];</pre>
```

This code has:

- inner loop marked for pipelining, target is 1
- no loop-carried dependence
- Vivado finally uses II=1, a 6x speedup

Loop Pipelining [3/3]

Loop pipelining in our work:

- Critical performance impact on loop-dominated codes
- We focus on pipelining inner loops only
 - Each inner loop is marked for pipelining
- Our goal: reach II=1 through loop transformations
 - Parallelization (affine scheduling and ISS)
 - Split loops with resource conflicts into multiple loops

Reminder: Tiling + Parallelization

First scheme: "Pluto" plus vectorization-like transfo.

- Schedule/transform the code for maximal locality + tilability
- 2 Move one of the parallel dimension inner-most
 - integrated in pluto
 - complemented by a post-pass to perform loop permutation
- Implemented in PolyOpt/HLS [FPGA'13]

What's special for FPGAs?

- inner loop parallelization is NOT vectorization (simpler problem)
- trade-off latency vs. resource
 - Tile size drives the (scarce!) on-chip BRAM usage
 - Resource sharing happens when statements are fused
 - Conservative scheduling: a single slow iteration slows the whole loop

How Good is This Approach?

Bmk.	Description	Version	11	Cycles	CP(ns)	LUT	FF	
0		Orig	5	21512194	7.981	1612	1410	
2mm	Matrix-multiply D= $\alpha^*A^*B^*C+\beta^*D$	Affine	1	8335874	7.612	1782	1510	
3mm	Matrix-multiply G=(A*B)*(C*D)	Orig	5	31948803	8.174	1600	1552	
5000		Affine	1	636371	8.908	2580	2371	
atax	Matrix Transpass and Vester Mult	Orig	5	1511502	8.257	1385	1093	
alax	Matrix Transpose and Vector Mult	Affine	1	531852	7.726	1488	1174	
hing	Kernel of BiCGStab Linear Solver	Orig	5	1255502	8.176	1438	1158	
bicg	Kernel of BICGStab Linear Solver	Affine	1	53185	7.763	1606	1428	
doitaon	Multiresolution Analysis Kernel	Orig	5	5607425	7.828	1126	1024	
doitgen		Affine	1	1114331	7.659	1769	1776	
		Orig	6	12582925	7.701	1225	1089	
gemm	Matrix-multiply $C = \alpha .A.B + \beta .C$	Affine	1	2124418	8.062	1783	1753	
aomyor	Vector Mult. and Matrix Addition	Orig	5	3250551	7.902	2778	2427	
gemver	vector mult. and matrix Addition	Affine	1	555991	7.791	3733	3656	
		Orig	5	1260501	7.705	1652	1541	
gesummv	Scalar, Vector and Matrix Mult	Affine	1	532737	7.705	1652	1541	
mvt	Matrix Vector Product and Transpose	Orig	6	3000016	7.496	1371	1108	
11171		Affine	1	265361	7.573	1897	1890	
ovrk	Symmetric rank-k operations	Orig	6	12599316	7.808	1397	1217	
syrk		Affine	1	2124418	8.028	1784	1793	
ourOld	Summetrie reals Ok exercitions	Orig	10	20987924	8.123	1675	1415	
syr2k	Symmetric rank-2k operations	Affine	1	2126978	7.982	3055	3069	

Room for Improvement

Bmk.	Description	Version		Cycles	CP(ns)	LUT	FF
floyd-	Finding Chartast Baths in a Cranh	Orig	8	16777218	5.827	1085	791
walshall	Finding Shortest Paths in a Graph	Affine	8	16980993	5.889	1182	852
troop	Trian and an an atria analtic la	Orig	5	5642753	7.398	1387	1229
trmm	Triangular matrix-multiply	Affine	5	3913057	7.418	2160	1964
trisolv	Triangular Calvar	Orig	5	637001	9.091	4418	2962
UNSOIV	Triangular Solver	Affine	2	266002	9.035	4445	2992

A Detour to Vivado HLS

- Vivado HLS is a compiler :-)
 - Very powerful, but fragile
 - Limited support for high-level optimizations
 - Conservative dependence/resource analysis
 - Excellent report on optimizations attempted
- Our goal: transform the code to eliminate the reason for failing to meet II=1, and pass information to Vivado
 - Pragma for pipelining, with target II
 - Pragma for lack of data dependence
 - Pragma for Array Partitioning
 - But no pragma for lack of resource conflict!

Exposing Inner Parallel Loops

- Fact: for many affine benchmarks, we can expose one parallel inner loop with affine scheduling
- Fact: for some benchmarks partial and non-uniform dependences make our tool fail
- Proposed solution:
 - Goal: expose parallel inner loops for pipelining
 - => develop a customized algorithm using scheduling+ISS
 - Make our life "simple" by focusing only the problems observed

Proposed Algorithm

```
DependenceSplit:
```

```
Input:
      l: Polyhedral loop nest (SCoP)
Output:
      l: in-place modification of l
1
      D \leftarrow \text{getAllDepsBetweenStatementsInLoop}(l)
2
      D \leftarrow \text{removeAllLoopIndependentDeps}(D, l)
3
      parts \leftarrow {}
     foreach dependence polyhedron \mathcal{D}_{x,y} \in D do
4
5
            \mathcal{D}_{v} \leftarrow \text{getTargetIterSet}(\mathcal{D}_{v,v}) \cap \mathcal{D}_{l}
6
            if |\mathcal{D}_{v}| < |\mathcal{D}_{l}| then
7
                  parts \leftarrow parts \bigcup \{\mathcal{D}_{\mathbf{y}}\}
8
            else
9
                continue
          end if
10
11
      end do
12
     l' \leftarrow \text{split}(l, parts)
13 if sinkParallelLoops(l') \neq true
         .or. parentLoop(l) = null then
14
           1 \leftarrow 1
15
           return
16
     else
17
            DependenceSplit (parentLoop(1))
18
     end if
```

- Works from inner-most to outer-most level
- Always legal (split does not change exec. order)
- Split can re-merge loops

Some Results and Comments

Bmk.	Description	Version		Cycles	CP(ns)	LUT	FF
floyd-		Orig	8	16777218	5.827	1085	791
walshall	Finding Shortest Paths in a Graph	Affine	8	16980993	5.889	1182	852
waishali		ISS-Dep	2	4407041	5.645	1435	1481
		Orig	5	5642753	7.398	1387	1229
transp	Trian and an an etail, an obtain he	Affine	5	3913057	7.418	2160	1964
trmm	Triangular matrix-multiply	ISS-Dep	2	2101106	7.696	1374	1500

- Useful for only two cases in our experiments
- Severe trade-off in resource usage (split increases resource)
- ISS should be used with caution, only when needed
- Parallelism exposure is needed for next stage

Where Is My II=1?

- For 4 benchmarks, still II=2
- Reason (as per Vivado): memory port conflict
 - Two accesses to the same array/bank in the same cycle
 - Must wait 2 cycles before starting the next loop iteration
- A careful manual analysis showed:
 - not all loop iterations have a conflict, only some
 - it is often possible to split the iterations in two sets: one "conflict-free" and another for the rest

Memory Port Conflict

- Rationale: memory port conflicts usually do not occur between each loop iteration, but only between a subset of them
 - when accessing the same banks: A[i], A[i+4], A[i+8], ... if we have four banks

Definition (Bank conflict)

Given two memory add-resses x and y (assuming cyclic mapping of addresses to banks using the % function). They access the same bank iff:

$$x \% B = y \% B \tag{1}$$

with B the number of banks. It can be equivalently written:

$$\exists k \in \mathbb{Z}, \quad x-y=B*k$$

Bank Conflict Set

Definition (Bank conflict set)

Given an inner-most loop l, whose iteration domain is \mathcal{D}_l , and two references F_A^1 and F_A^2 accessing the same array A. The bank conflict set $\mathcal{C}_{F_A^1,F_A^2} \subseteq \mathcal{D}_l$ is:

$$\mathcal{C}_{F_{A}^{1},F_{A}^{2}}:\left\{\vec{x}_{l}\in\mathcal{D}_{l}\mid\exists k\in\mathbb{Z},\ lin\left(F_{A}^{1}\right)-lin\left(F_{A}^{2}\right)=k\ast B\right\}$$

With lin(x) the linearized form of x.

Proposed Algorithm

```
ResourceSplit:
    Input:
          1: inner-most parallel affine loop
          sz: size of arrays in l
          B: number of banks available
   Output:
          1: in-place modification of 1
          lst \leftarrow \{\}
          all \leftarrow 0
3
          foreach array A \in l do
               foreach distinct pair of references F_A^i, F_A^j \in l do

C_{F_A^i, F_A^j} \leftarrow \text{buildConflictSet}(B, sizes(A), F_A^1, F_A^2, \mathcal{D}_l)
4
5
                    lst \leftarrow lst \cup \{\mathcal{C}_{F_4^1, F_4^2}\}
6
7
                    all \leftarrow all \cup C_{F_1^1,F_1^2}
8
                 end do
9
          end do
10
          rem \leftarrow \mathcal{D}_l \setminus all
          lst \leftarrow \{ lst, rem \}
11
12
          l' \leftarrow \text{codegen}(lst)
13
          l \leftarrow \text{finalize}(l, l')
```

- Works only on parallel inner loops (always legal)
- Codegen is ISL codegen
- Finalize can re-merge loops

Some Discussions...

Bmk.	Description	Version		Cycles	CP(ns)	LUT	FF
floyd-		Orig	8	16777218	5.827	1085	791
walshall	Finding Shortest Paths in a Graph	Affine	8	16980993	5.889	1182	852
waishali		ISS-Dep	2	4407041	5.645	1435	1481
		Orig	5	5642753	7.398	1387	1229
trmm	Triangular matrix multiply	Affine	5	3913057	7.418	2160	1964
umm	Triangular matrix-multiply	ISS-Dep	2	2101106	7.696	1374	1500
		Orig	5	637001	9.091	4418	2962
trisolv	Triangular Calvar	Affine	2	266002	9.035	4445	2992
UNSOIV	Triangular Solver	ISS-Res	1.5	219002	8.799	5360	3575

- ISS (dep or res) useful for three benchmarks
- Big resource increase! But good latency improv.
- Many open questions left, comparison missing
- Interesting "simple" approach: separate out problematic iterations

Conclusions and Future Work

Take-home message:

- Vivado HLS is fragile, lots of room for improvement
- Index-Set Splitting can be very useful also for HLS
- Memory port conflict may be solved with simple splitting
- Trade-off latency vs. resource needs to be considered
- Better / more integrated solution should be designed
- Useful only in special cases (but really useful!)

Future work:

- Extensive comparison with other approaches (array partitioning, ...)
- Remove restrictions of the algorithms (legality)
- Single unified problem for throughput optimization