# Towards Scalable and Efficient FPGA Stencil Accelerators

Gaël Deest<sup>1</sup> Nicolas Estibals<sup>1</sup> Tomofumi Yuki<sup>2</sup> Steven Derrien<sup>1</sup> Sanjay Rajopadhye<sup>3</sup>

 $^{1}\mathrm{IRISA}$  / Université de Rennes 1 / Cairn  $^{2}\mathrm{INRIA}$  / LIP / ENS Lyon  $^{3}\mathrm{Colorado}$  State University

#### January 19th, 2016



イロト イポト イヨト イヨト

#### Important class of algorithms

- Iterative grid update.
- Uniform dependences.

### Examples:

- Solving partial differential equations
- Computer simulations (physics, seismology, etc.)
- ► (Realtime) image/video processing

Strong need for efficient hardware implementations.

Two main application types with vastly  $\neq$  goals:



- "Be as fast as possible"
- No realtime constraints

**Embedded Systems** 

- "Be fast enough"
- Realtime constraints

For now, we focus on FPGAs from the HPC perspective.

# FPGA As Stencil Accelerators ?



#### Features:

- Large on-chip bandwidth
- Fine-grained pipelining
- Customizable datapath / arithmetic

### Drawbacks:

- Small off-chip bandwidth
- Difficult to program
- Lower clock frequencies

イロト イポト イヨト イヨト

At least two problems:

- Increase throughput with parallelization. Examples:
  - Multiple PEs.
  - Pipelining.
- Decrease bandwidth occupation
  - Use onchip memory to maximize reuse
  - Choose memory mapping carefully to enable burst accesses

### Stencils "Done Right" for FPGAs

Observation:

- Many different strategies exist:
  - Multiple-level tiling
  - Deep pipelining
  - Time skewing
  - ...
- ► No papers put them all together.

Key features:

- ► Target **one large** deeply pipelined PE...
  - …instead of many small PEs
- ► Manage throughput/bandwidth with two-level tiling

Composition of 2+ tiling transformations to account for:

イロト 不得下 イヨト イヨト 二日

7/30

- Memory hierarchies and locality
  - ► Register, caches, RAM, disks, ...
- Multiple level of parallelism
  - ► Instruction-Level, Thread-Level, ...

In this work:

- 1. Inner tiling level: parallelism.
- 2. Outer tiling level: communication.

#### Core ideas:

- 1. Execute inner, **Datapath-Level** tiles on a *single*, *pipelined* "macro-operator".
  - Fire a new tile execution each cycle.
  - Delegate operator pipelining to HLS.
- 2. Group DL-tiles into **Communication-Level Tiles** to decrease bandwidth requirements.
  - Store intermediary results on chip.

#### Introduction

### Approach

Evaluation

Related Work and Comparison

Future Work & Conclusion

### Running Example: Jacobi (3-point, 1D-data)

#### Simplified code:

for 
$$(t=1; t  
for  $(x=1; x  
f[t][x] =  $(f[t-1][x-1] + f[t-1][x] + f[t-1][x+1])/3;$$$$

**Dependence vectors:** 

$$(-1, -1), (-1, 0), (-1, 1)$$



イロト 不得 トイヨト イヨト 二日

### Datapath-Level Tiling



□ ▶ < ⊡ ▶ < ≧ ▶ < ≧ ▶ ≧ りへぐ 11/30

### Datapath-Level Tiling



イロト イポト イヨト イヨト 11/30

### Datapath-Level Tiling



### Datapath-Level Tile Operator

```
for (t = ...) {
 #pragma HLS PIPELINE II=1
  for (x = ...) {
    #pragma HLS UNROLL
    for (tt = ...) {
      #pragma HLS UNROLL
      for (xx = ...) {
         int t_{-} = t + tt, x_{-} = x + xx - t_{-};
         f[t_{-}][x_{-}] =
           (f[t_--1][x_--1] + f[t_--1][x_-] + f[t_--1][x_-])/3;
}}
```

### Types of parallelism:

- ► Operation-Level parallelism (exposed by unrolling).
- Temporal parallelism (through pipelined tile executions).

### **Pipelined Execution**

Pipelined execution requires *inter-tile* parallelism.

Original dependences

**Tile-level dependences** 





#### Gauss-Seidel dependences

# Wavefronts of Datapath-Level Tiles



4 ロ ト 4 日 ト 4 王 ト 4 王 ト 王 今 Q (\*
14 / 30

# Wavefronts of Datapath-Level Tiles

Skewing: 
$$t, x \mapsto t + x, x$$



# Wavefronts of Datapath-Level Tiles



(ロ) 《윤) 《콜) 《콜) 종 14/30

# Managing Compute/IO Ratio

### Problem

Suppose direct pipelining of  $2 \times 2$  DL-tiles. At **each** clock cycle:

- A new tile enters the pipeline.
- Six 32-bit values are fetched from off-chip memory.

At 100 MHz, bandwidth usage are 19.2 GBps !

### Solution

Use a **second tiling level** to decrease bandwidth requirements.



#### Shape constraints:

#### Size constraints:



#### Shape constraints:

- Constant-height wavefronts
  - Enables use of simple FIFOs for intermediary results

#### Size constraints:





#### Shape constraints:

- Constant-height wavefronts
  - Enables use of simple FIFOs for intermediary results

### Size constraints:

• Tiles per WF  $\geq$  pipeline depth





#### Shape constraints:

- Constant-height wavefronts
  - Enables use of simple FIFOs for intermediary results

### Size constraints:

- Tiles per WF  $\geq$  pipeline depth
- BW requirements  $\leq$  chip limit

16/30

• Size of FIFOs  $\leq$  chip limit

# Communication-Level Tile Shape

Hyperparallelepipedic (rectangular) tiles satisfy all shape constraints.



Two aspects:

### **On-chip Communication**

- Between DL-tiles
- Uses FIFOs

### **Off-chip Communication**

- Between CL-tiles
- Uses memory accesses

We use *Canonic Multi-Projections* (Yuki and Rajopadhye, 2011).

Main ideas:

- Communicate along canonical axes.
- Project diagonal dependences on canonical directions.
- ► Some values are redundantly stored.



不同し 不足し 不足し

# **Off-Chip Communication**

Between CL-Tiles (assuming lexicographic ordering):

- ► Data can be reused along the innermost dimension.
- ► Data from/to other tiles must be fetched/stored off-chip.



- Complex shape
- Key for performance: use *burst* accesses
- Maximize contiguity with clever memory mapping

イロト 不得下 イヨト イヨト 二日

# **Off-Chip Communication**

Between CL-Tiles (assuming lexicographic ordering):

- ► Data can be reused along the innermost dimension.
- Data from/to other tiles must be fetched/stored off-chip.



- Complex shape
- Key for performance: use *burst* accesses
- Maximize contiguity with clever memory mapping

イロト 不得下 イヨト イヨト 二日

Introduction

Approach

#### Evaluation

Related Work and Comparison

Future Work & Conclusion

- Hardware-related metrics
  - Macro-operator pipeline depth
  - Area (slices, BRAM & DSP)
- Performance-related metrics (at steady state)
  - Throughput
  - Required bandwidth

# Preliminary Results: Parallelism scalability



Datapath-level tile size

Choose DL-tile to control:

- Computational throughput
- Computational resource usage
- Macro-operator latency and pipeline depth

# Preliminary Results: Bandwidth Usage Control



for 4x4x4 DL-tile

Enlarging CL-tiles :

- Does not change throughput
- Reduces bandwidth requirements
- ► Has a low impact on hardware resources

Introduction

Approach

Evaluation

Related Work and Comparison

Future Work & Conclusion

Hardware implementations:

- Many ad-hoc / naive architectures
- Systolic architectures (LSGP)
- PolyOpt/HLS (Pouchet et al., 2013)
  - Tiling to control compute/IO balance
- Alias et al., 2012
  - Single, pipelined operator
  - Innermost loop body only
- Tiling method:
  - "Jagged Tiling" (Shrestha et al., 2015)

イロン スピン スピン スポント ほ

Introduction

Approach

Evaluation

Related Work and Comparison

Future Work & Conclusion

- ► Finalize implementation
- Beyond Jacobi
- Exploring other number representations:

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Fixed-point
- Block floating-point
- Custom floating-point
- Hardware/software codesign
- ▶ ...

Design template for FPGA stencil accelerators

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- ► Two levels of control:
  - Throughput
  - Bandwidth requirements
- Maximize use of pipeline parallelism



# Questions ?