Hardware Abstractions for targeting EDDO Architectures with the Polyhedral Model

Angshuman Parashar Prasanth Chatarasi Po-An Tsai

NVIDIA IBM Research/Georgia Tech NVIDIA







IMPACT workshop January 20, 2021

DATA MOVEMENT IS A PROBLEM

Raw Energy Costs

Energy costs	
8-bit Integer Multiply	0.2
Fetch two 8-bit operands from large SRAM	2 p
Fetch two 8-bit operands from DRAM	128

Energy stack for mapped GEMM layer



Explicit Decoupled Data Orchestration (EDDO) architectures attempt to minimize data movement costs





EDDO ARCHITECTURES



EDDO ARCHITECTURES

Benefits

- Dedicated (and often statically programmed) state machines more efficient than general cores
- Perfect "prefetching"
- **Buffet** storage idiom provides finegrain synchronization and efficient storage
- Hardware mechanisms for reuse



Pellauer et. al., "Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration", ASPLOS 2019

NVIDIA

EDDO ARCHITECTURES

Challenges

- No single binary: Collection of distinct binaries that program distributed state machines working together to execute algorithm
 - E.g., CNN layer on EDDO arch \rightarrow ~250 distinct state machines.
- Reuse optimization is critical for efficiency
 - E.g., CNN layer on EDDO arch \rightarrow 480,000 mappings, 11x spread in energy efficiency, 1 optimal mapping
 - Need an optimizer or *mapper*



- 3. Variety of EDDO architectures, constantly evolving
 - Need an abstraction that Mapper and Code Generator will target





HARDWARE SPACE-TIME (HST)



*† Parashar et. al., "Timeloop: Timeloop: A Systematic Approach to DNN Accelerator Evaluation", ISPASS 2019 [†] Wu et. al., "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs", ICCAD 2019

NVIDIA.

HARDWARE SPACE-TIME (HST)

This talk focuses on the HST abstraction, with a high-level overview of PolyEDDO



*† Parashar et. al., "Timeloop: Timeloop: A Systematic Approach to DNN Accelerator Evaluation", ISPASS 2019
 † Wu et. al., "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs", ICCAD 2019

📀 NVIDIA.

EXAMPLE 1 Symbolic Hardware Space-Time (SHST)



SpaceTime₂ $[s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]$:

 $s_2 = 0$ $t_2 = 0$ $0 \le s_1 \le 4$ $0 \le t_1 \le 3$

Single L2, 4 L1s, 3 time-steps • In each step, the L2 delivers a tile of data to each L1 • Across all these L1 time steps, the resident tile in L2 does not change. In effect, time is stagnant for L2



8

NVIDIA.

EXAMPLE 2



SpaceTime₃ $[s_3, t_3] \rightarrow [SpaceTime_2 [s_2, t_2] \rightarrow SpaceTime_1 [s_1, t_1]]$:

$s_3 = 0$	$t_3 = 0$
$0 \leq s_2 < 2$	$0 \le t_2 < 2$
$0 \leq s_1 < 4$	$0 \le t_1 < 3$



EXAMPLE 3 Partitioned Buffers



 Θ^{HST} (Result) $SpaceTime_{3} [0, 0] \rightarrow [SpaceTime_{2} [s_{2}, t_{2}] \rightarrow SpaceTime_{1} [s_{1}, t_{1}]]$ =

- Result $[2s_2 + s_1, t_2, t_1]$ \rightarrow



EXAMPLE 4



11







MAPPING WORKLOADS

Perfectly-nested affine loops





13

🔊 nvidia.

MAPPING WORKLOADS

The Tiling-relation (or **T-relation**)



Set of Tensor Coords $SpaceTime_{3}[0,0] \rightarrow SpaceTime_{2}[1,1]$ \rightarrow MatrixA[m,k] : ... MatrixB[k,n] : ... MatrixZ[m,n] : ...

T-relation: Projection from SHST coordinate to a set of tensor coordinates Tells you what tiles of data must be present at that point in space-time to honor the mapping. Does not tell you how the data got there.

Set of Tensor Coords $SpaceTime_{3}[0,0] \rightarrow [SpaceTime_{2}[1,0] \rightarrow SpaceTime_{1}[2,1]] \rightarrow MatrixA[m,k] : ...$ MatrixB[k,n] : ... MatrixZ[m,n]: ... **NVIDIA**

DECOUPLING



15

🕺 NVIDIA.









Parent Multicast/ **Spatial Reduction**

OPTIMIZATION PROBLEM (FOR A SINGLE MAPPING!)



1. Enumerate all possibilities and find optimum solution

3. Expose choices to mapping (and thereby the mapspace)



EXAMPLE OUTPUT

```
// Program to read Weights from DRAM into RowBuffer.
if (P >= 1)
                                                                                                                if (K >= 1) {
  for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
    for (int c4 = 0; c4 \ll min(2, R - 1); c4 \neq = 1)
      ACTION READ("DRAM", "DRAM", "RowBuffer", "Weights", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                  if (K \ge 16 \& P \ge 1 \& R \ge 1) {
// Program to read Inputs from DRAM into DiagBuffer.
if (K \ge 1 \& P \ge 1 \& R \ge 1)
   for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
                                                                                                                  } else if (K <= 15 && P >= 1 && R >= 1) {
    ACTION READ("DRAM", "DRAM", "DiagBuffer", "Inputs", 1)(0, 0, c3, 0, c3);
// Program to read Outputs from DRAM into ColBuffer.
                                                                                                                  }
                                                                                                                }
if (R >= 1)
  for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
    for (int c4 = 0; c4 \le min(13, P - 1); c4 += 1)
      ACTION READ IU("DRAM", "DRAM", "ColBuffer", "Outputs", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                if (R >= 1)
                                                                                                                  for (int c0 = 0; c0 <= min(15, K - 1); c0 += 1) {</pre>
// Program to read Weights from RowBuffer into RowBroadcaster.
                                                                                                                    for (int c4 = 0; c4 \le min(4, P - 1); c4 += 1)
if (P >= 1) {
  for (int c_2 = 0; c_2 <= min(15, K - 1); c_2 += 1)
    for (int c4 = 0; c4 \le min(2, R - 1); c4 += 1)
                                                                                                                    for (int c4 = 0; c4 \ll min(13, P - 1); c4 \neq = 1)
       ACTION READ("RowBuffer", "RowBuffer", "RowBroadcaster", "Weights", 2)(c4, 0, c4, c2, c2, c4);
  for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
    for (int c4 = 0; c4 \le min(2, R - 1); c4 += 1)
       ACTION SHRINK("RowBuffer", "RowBuffer", "Weights", 2)(0, 0, c4, 0, c3, c4);
                                                                                                                // Program to compute Multiply at Multiplier.
}
                                                                                                                for (int c0 = 0; c0 <= 15; c0 += 1) {
                                                                                                                  for (int c4 = 0; c4 <= 4; c4 += 1)
// Program to read Inputs from DiagBuffer into DiagBroadcaster.
                                                                                                                    for (int c_5 = 0; c_5 <= 2; c_5 += 1)
if (K \ge 1 \& P \ge 1 \& R \ge 1) {
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
                                                                                                                  if (K \ge c0 + 1) {
    ACTION READ("DiagBuffer", "DiagBuffer", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, 0, c3);
                                                                                                                    for (int c4 = 0; c4 \le min(4, P - 1); c4 += 1)
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
    ACTION SHRINK("DiagBuffer", "DiagBuffer", "Inputs", 1)(0, 0, c3, 0, c3);
}
                                                                                                                    if (K \le 15 \&\& c0 + 1 == K) {
// Program to read Outputs from ColBuffer into ColSpatialReducer.
if (R >= 1) {
                                                                                                            4)
  for (int c_2 = 0; c_2 <= min(15, K - 1); c_2 += 1)
    for (int c4 = 0; c4 <= min(13, P - 1); c4 += 1)</pre>
                                                                                                                    } else if (c0 == 15) {
      ACTION READ IU("ColBuffer", "ColBuffer", "ColSpatialReducer", "Outputs", 2)(c4, 0, c4, c2, c2, c4)
   for (int c_3 = 0; c_3 <= min(15, K - 1); c_3 += 1)
                                                                                                             4)
    for (int c4 = 0; c4 \ll min(13, P - 1); c4 \iff 1)
                                                                                                                          ACTION UPDATE("ColBuffer", "DRAM", "ColBuffer", "Outputs", 2)(0, 0, c4, 0, c3, c4);
}
                                                                                                                    for (int c4 = 0; c4 <= min(2,
                                                                                                                      for (int c6 = 5 * c4; c6 <=
// Program to read Weights from RowBroadcaster into OperandA.
                                                                                                                        ACTION SHRINK("Multiplier
```

// Program to read Inputs from DiagBroadcaster into OperandB.

```
for (int c_3 = 0; c_3 <= min(min(min(6, P + 1), P + R - 2), R + 3); c_3 += 1)
  for (int c8 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c8 <= min(min(4 * R + c3 - 4, 5 * c3), c3 + 8);
    ACTION READ("DiagBroadcaster", "DiagBroadcaster", "OperandB", "Inputs", 1)(c3, 0, c8, 0, c3);
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
    ACTION SHRINK("DiagBroadcaster", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, 15, c3);
  for (int c_3 = 0; c_3 <= min(min(min(15, P + 1), P + R - 2), R + 12); c_3 += 1)
    ACTION SHRINK("DiagBroadcaster", "DiagBroadcaster", "Inputs", 1)(c3, 0, c3, K - 1, c3);
```

// Program to read Outputs from ColSpatialReducer into Result.

```
for (int c_8 = c_4; c_8 <= min(5 * R + c_4 - 5, c_4 + 10); c_8 += 5)
  ACTION READ IU("ColSpatialReducer", "ColSpatialReducer", "Result", "Outputs", 2)(c4, c0, c8, c0, c4);
ACTION UPDATE("ColSpatialReducer", "ColBuffer", "ColSpatialReducer", "Outputs", 2)(c4, 0, c4, c0, c0, c4);
COMPUTE Multiplier Multiply(c4 + 5 * c5, c0, c0, c4, c5);
for (int c6 = c4; c6 <= min(5 * R + c4 - 5, c4 + 10); c6 += 5)
 ACTION UPDATE("Multiplier", "ColSpatialReducer", "Result", "Outputs", 2)(c4, c0, c6, c0, c0, c4);
for (int c_3 = 0; c_3 <= min(min(min(min(6, K - 2), P + 1), P + R - 2), R + 3); c_3 += 1)
  for (int c6 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c6 <= min(min(4 * R + c3 - 4, 5 * c3), c3 + c3 + c3 + c3 + c3)
    ACTION SHRINK("Multiplier", "OperandB", "Inputs", 1)(c3, K - 1, c6, K - 1, c3);
for (int c_3 = 0; c_3 <= min(min(min(6, P + 1), P + R - 2), R + 3); c_3 += 1)
  for (int c6 = max(max(5 * c3 - 16, c3), -4 * P + 5 * c3 + 4); c6 <= min(min(4 * R + c3 - 4, 5 * c3), c3 +
                                     dDI UTaputal 1//22 15 26 15
                              Present capability: build generated code
                               against an EDDO emulator (automatically
                               configured from the PHST)
```

FINAL REMARKS

Contributions

- HST (Hardware Space-Time) an abstraction for EDDO architectures represented using the Polyhedral Model
- PolyEDDO (WIP) an analysis and code-generation flow based on HST

Future Work

- Complete implementation and description of PolyEDDO
- Optimizer/Mapper
- Integration with existing toolchains (Timeloop, MARVEL, MAESTRO)
- Imperfectly nested loops
- Support for sparsity (longer term)







