

Friedrich-Alexander-Universität Programming Systems Group



Employing polyhedral methods to optimize stencils on FPGAs with stencil-specific caches, data reuse, and wide data bursts

Florian Mayer, Julian Brandner, and Michael Philippsen



Friedrich-Alexander-Universität Programming Systems Group



Introduction SCoP, Tiling, and Cache Buffers Approach Evaluation and Results



Why offload to the FPGA?















Does a modern HLS generate fast and efficient hardware for a stencil? Unfortunately, no.

Current HLS do not handle memory-bound algorithms well.



Does a modern HLS generate fast and efficient hardware for a stencil?

Unfortunately, no.

Current HLS do not handle memory-bound algorithms well.

Problems:

- 1. Unused parallelism.
- 2. Unnecessary data transfers.
- 3. Latencies of data transfers.
- 4. Insufficient data throughput.



Does a modern HLS generate fast and efficient hardware for a stencil?

Unfortunately, no.

Current HLS do not handle memory-bound algorithms well.

Problems:

- 1. How to exploit parallelism?
- 2. How to reduce unnecessary data transfers?
- 3. How to hide latencies of data transfers?
- 4. How to increase data throughput?



```
for (i=1; i<N-1, i++)
for (j=1; j<N-1; j++)
for (k=1; k<N-1; k++)
S(i,j,k);</pre>
```

```
for (ti ...; ti+=SZ(i))
for (tj ...; tj+=SZ(j))
for (tk ...; tk+=SZ(k))
for (i=max(...); i<=min(...); i++)
for (j=max(...); j<=min(...); j++)
for (k=max(...); k<= min(...); k++)
    S(i,j,k)
    // Goal: Let HLS generate
    // parallel hardware circuits</pre>
```

1. How to exploit parallelism?

→ Solution: Loop Tiling + Unrolling!



```
for (i=1; i<N-1, i++)
for (j=1; j<N-1; j++)
for (k=1; k<N-1; k++)
S(i,j,k);</pre>
```

for (ti ...; ti+=SZ(i))
for (tj ...; tj+=SZ(j))
for (tk ...; tk+=SZ(k))
for (i=max(...); i<=min(...); i++)
for (j=max(...); j<=min(...); j++)
for (k=max(...); k<= min(...); k++)
S(i,j,k)</pre>



```
for (i=1; i<N-1, i++)
for (j=1; j<N-1; j++)
 for (k=1; k<N-1; k++)
   S(i,j,k);
```

for (ti ...; ti+=SZ(i)) for $(tj \dots; tj+=SZ(j))$ for (tk ...; tk = SZ(k)) float cache buf[...]; for (i=max(...); i <=min(...); i++)for (j=max(...); j <=min(...); j++)for $(k=max(...); k \le min(...); k++)$ S'(i,j,k) // Goal: Let HLS create cache-like // hardware circuits // within the kernel

2. How to reduce unnecessary data transfers?

 \rightarrow Solution: Loop Tiling + Stencil-specific caches as part of kernel!









3. How to hide latencies of data transfers?

→ Solution: Pipelined loops + concurrent cache operations!







4. How to increase data throughput?

 \rightarrow Solution: Bursts + wide ports!



Friedrich-Alexander-Universität Programming Systems Group



Introduction SCoP, Tiling, and Cache Buffers Approach Evaluation and Results



```
for (i=1; i<N-1, i++)
for (j=1; j<N-1; j++)
for (k=1; k<N-1; k++)
S(i,j,k);</pre>
```

- $Dom = [N] \rightarrow \{ S[i, j, k] : 1 \le i < N 1 \text{ and } 1 \le j < N 1 \text{ and } 1 \le k < N 1 \}$
- $Sch = \{S[i, j, k] \rightarrow O[i, j, k]\}$
- Access Relations:
 - $R_0 = \{S[i, j, k] \rightarrow O[i, j, k]\}$
 - $\bullet \quad R_1 = \{S[i,j,k] \rightarrow O[v,k,j]\}$
 - ...
 - $\bullet \quad W_0=\{S[i,j,k]\to O[i,j,k]\}$

Loop Tiling



16

Original loop nest:

S(i,j,k);

for (i=1; i<N-1, i++)

for (j=1; j<N-1; j++)

for (k=1; k<N-1; k++)







a typical loop tiling

ti/tj start at $0 \rightarrow 4$ partial tiles.

tk/k not shown.



Loop Tiling



17

• General Tiling Transformation T:

$$T(SZ, p, \delta) = \left\{ 0[i_1, \dots, i_d] \rightarrow 0\left[ti_1, \dots, ti_d, p(i_1) + \delta_{p(i_1)}^i, \dots, p(i_d) + \delta_{p(i_d)}^i\right]: C \right\}$$

where $C = \bigwedge^d (ti_x + \delta_x^o) \mod SZ_x = 0 \land ti_x \le i_x < ti_x + SZ_x$

- We find the parameters:
 - $SZ = (SZ_1, ..., SZ_d)$ // tile sizes
 - $p = (i_1, ..., i_d)$ // permutation
 - $\delta = (\delta_1^o, \delta_1^i, ..., \delta_d^o, \delta_d^i)$ // deltas (inner + outer)

$$Sch \qquad T(SZ, p, \delta) \qquad Sch'$$



for (i=1; i<N; i+=1) { A[i] = B[i-1] + B[i+1]; }</pre>

Normal form:

 $T(SZ = (32), p = (i), \delta = (0, 0)) = \{O[i] \rightarrow O[ti, i + 0]: (ti + 0) \mod 32 = 0 \text{ and } ti \le i < ti + 32\}$

Reduce number of partial tiles by eliminating the max functions. With outer delta:

$$T(SZ = (32), p = (i), \delta = (-1, 0)) = \{O[i] \rightarrow O[ti, i+0]: (ti - 1) \mod 32 = 0 \text{ and } ti \le i < ti + 32\}$$

HLS cannot handle symbolic bounds.

Eliminate symbolic lower bounds.

With outer + inner delta:

$$\begin{split} T\left(SZ = (32), p = (i), \delta = (-1, -ti)\right) &= \{O[i] \rightarrow O[ti, i - ti]: (ti - 1) \ mod \ 32 = 0 \ and \ ti \leq i < ti + 32\} \\ \text{for (ti=1; ti<N; ti+=32)} \\ \text{for (i=0; i<=min(31, N-ti-1); i+=1)} \\ &= B[i-1+ti] + B[i+1+ti]; \end{split}$$

Cache Types

- Each array access corresponds to a working set.
 → Create one cache buffer per working set.
- A *working set* is the set of elements that an array access uses during a traverse through a tile.
- Depending on the loop permutation fuse working sets to use fewer caches.
- Three cache types:
 - 1. Full cache.
 - 2. Chunk cache.
 - 3. Line cache.
- cost(Full) > cost(Chunk) > cost(Line).

HLS-FPGA does not provide efficient cache hardware



19

applicability depends

on permutation of inter-tile loop.









Full cache dimension: A'[33][33][33]







Chunk cache dimension: A'[2][33][33]

} }









fused





1

k

32

V[i,k,j],

V[i,k,j]



Friedrich-Alexander-Universität Programming Systems Group



Introduction SCoP, Tiling, and Cache Buffers Approach Evaluation and Results



- n-point stencil codes that process m-dimensional arrays.
- SCoP-encoded stencils
 - that are canonical loop nests,
 - that only use constant loop increments, and
 - that iterate through rectangular iteration domains.
- Data accesses that are uniform, i.e., of the form i ± c,
 - i is the loop counter and c is a constant.
 - Approach leaves any non-uniform access as is.
- In-place stenicls whose data dependencies allow for tiling.



- 1. Pick a tiling permutation *p*.
- 2. Pick cache types.
- 3. Pick tiling deltas δ .
- 4. Increase throughput via bursts over wide ports.



1. Pick a tiling permutation *p*.

- 2. Pick cache types.
- 3. Pick tiling deltas δ .
- 4. Increase throughput via bursts over wide ports.



- Depending on the data dependences in S, many intra-tile permutations possible.
- Steps (incomplete):
 - Generate intra-tile loop permutations.
 - Filter out intra-tile permutations that violate data dependences.
 - Pick caches for each permutation.

Not relevant for CPUs/GPUs as their caches are fixed

Pick the permutation with the best caches.





1. Pick a tiling permutation *p*.

2. Pick cache types.

- 3. Pick tiling deltas δ .
- 4. Increase throughput via bursts over wide ports.



We pick caches and their types in three steps:

- Reduce number of caches by fusing of working sets.
- Pick a cache type for each working set.
- Determine the size of each cache (= hardware cost).



```
... // inter-tile loops
for (i=max(...); i<=min(...); i++)
for (j=max(...); j<=min(...); j++)
for (k=max(...); k<=min(...); k++)
S: V[i,k,j] = V[i,k,j] + A[i,j,k]
+ A[i+1,j+1,k+1];</pre>
```



FAU

32







FAU

33







FAU

34







Permutation: p = (i, j, k)





Mark green, if accesses are aligned with the innermost loop







If (node is NOT green) \rightarrow Use full cache

Else

If (node is green and data reusable by shifting)

 \rightarrow Use chunk cache.

Else \rightarrow Use line cache.



If (node is NOT green) \rightarrow Use full cache

Else

If (node is green and data reusable by shifting)

 \rightarrow Use chunk cache.

Else \rightarrow Use line cache.

Permutation: p =	= (i,j,k)
------------------	-----------





If (node is NOT green) \rightarrow Use full cache

Else

If (node is green and data reusable by shifting)

 \rightarrow Use chunk cache.

Else \rightarrow Use line cache.







- 1. Pick a tiling permutation *p*.
- 2. Pick cache types.
- 3. Pick tiling deltas δ .
- 4. Increase throughput via bursts over wide ports.



```
for (ti ...; ti+=SZ(i))
for (tj ...; tj+=SZ(j))
for (tk ...; tk+=SZ(k))
for (i=max(...); i<=min(...); i++)
for (j=max(...); j<=min(...); j++)
for (k=max(...); k<=min(...); k++)
S: ...</pre>
```



for (ti=0; ti<N; ti+=32)</pre>

. . .

- for (tj=0; tj<N; tj+=32)</pre>
 - for (tk=0; tk<N; tk+=32)</pre>
 - for (i=max(1, ti); i<=min(N-1, ti+31); i++)</pre>
 - for (j=max(1, tj); j<=min(N-1, tj+31); j++)</pre>
 - for (k=max(1, tk); k<=min(N-1, tk+31); k++)

S:





for (ti=0; ti<N; ti+=32)
for (tj=0; tj<N; tj+=32)
for (tk=0; tk<N; tk+=32)
for (i=max(1, ti); i<=min(N-1, ti+31); i++)
for (j=max(1, tj); j<=min(N-1, tj+31); j++)
for (k=max(1, tk); k<=min(N-1, tk+31); k++)
S: ...</pre>

$$\delta = (?,?,?,?,?,?)$$

S CS Dept., Programming Systems Group • Employing polyhedral methods to optimize stencils on FPGAs with caches, data reuse, and data bursts • F. Mayer, J. Brandner, and M. Philippsen

Approach: 3. Pick deltas δ









Approach: 3. Pick deltas δ



imers for (ti=1; ti<N; ti+=32)</pre> for (tj=1; tj<N; tj+=32)</pre> for (tk=1; tk<N; tk+=32)</pre> for (i=ti; i<=min(N-1, ti+31); i++) for (j=tj; j<=min(N-1, tj+31); j++)</pre> for (k=tk; k<=min(N-1, tk+31); k++) S: . . .







```
for (ti=1; ti<N; ti+=32)
for (tj=1; tj<N; tj+=32)
for (tk=1; tk<N; tk+=32)
for (i=0; i<=min(N-1-ti, 31); i++)
for (j=0; j<=min(N-1-tj, 31); j++)
for (k=0; k<=min(N-1-tk, 31); k++)
S: ...</pre>
```

$$\delta = (-1, -ti, -1, -tj, -1, -tk)$$

CS Dept., Programming Systems Group • Employing polyhedral methods to optimize stencils on FPGAs with caches, data reuse, and data bursts • F. Mayer, J. Brandner, and M. Philippsen



```
for (ti=1; ti<N; ti+=32)
for (tj=1; tj<N; tj+=32)
for (tk=1; tk<N; tk+=32)
for (i=0; i<=min(N-1-ti, 31); i++)
for (j=0; j<=min(N-1-tj, 31); j++)
for (k=0; k<=min(N-1-tk, 31); k++)
S: ...</pre>
```

$$Dom = [N] \rightarrow \{ S[i, j, k] : 1 \le i < N - 1 \text{ and } 1 \le j < N - 1 \text{ and } 1 \le k < N - 1 \}$$

Iteration padding

$$Dom' = [N] \rightarrow \{ S[i, j, k']: ... and k' > 0 and 32 * floor(\frac{-1+k'}{32}) <= -3 + N \}$$





```
for (ti=1; ti<N; ti+=32)</pre>
 for (tj=1; tj<N; tj+=32)</pre>
  for (tk=1; tk<N; tk+=32)</pre>
   for (i=0; i<=min(N-1-ti, 31); i++)
    for (j=0; j<=min(N-1-tj, 31); j++)
     for (k=0; k<=31; k++)
        . . .
```

S:





- 1. Pick a tiling permutation *p*.
- 2. Pick cache types.
- 3. Pick tiling deltas δ .
- 4. Increase throughput via bursts over wide ports.



- To increase data throughput for filling up the caches:
 - Aggregate transfers to bursts.
 - Widen the port that the burst uses.



Approach: 4. Data throughput with wide bursts

- To increase data throughput for filling up the caches:
 - Aggregate transfers to bursts.
 - Widen the port that the burst uses.
- To enable bursts:
 - 1. Determine the working set (polyhedral methods).
 - 2. If any: Fill up gaps in gray (polyhedral hull).
 - Use polyhedral scanning to cut the working set into 1D contiguous strips.
 - 4. Use a burst for each 1D strip.





- To increase data throughput for filling up the caches:
 - Aggregate transfers to bursts.
 - Widen the port that the burst uses.

Burst over normal 32 bit port. Port width = 1



Burst over normal 32 bit port. Port width = 4





Approach: 4. Data throughput with wide bursts

- To increase data throughput for filling up the caches:
 - Aggregate transfers to bursts.
 - Widen the port that the burst uses.
- Widening ports is easy → HLS Directives
- But
 - the length
 - and the start address

of bursts over wide ports must be divisible by the port width.

Data cube, padded for port width 4











Friedrich-Alexander-Universität Programming Systems Group



Introduction SCoP, Tiling, and Cache Buffers Approach Evaluation and Results



- 10 different benchmark stencil codes
 - Adept benchmarks \rightarrow 4 Stencils.
 - Polybench benchmarks \rightarrow 6 Stencils.
- Measured pure runtimes on real FPGA hardware only (VCU118).
- Regardless of data-dimensionality: Stencils work on 64 MiB float arrays.
- Vitis HLS 2021.2 created one 50 MHz FPGA per measurement.



- Speedups from **43x** up to **156x** compared to standard FPGA hardware (generated via HLS without our transformation).
- Findings:
 - Tile sizes have the largest (positive) impact.
 - The port widths have the 2nd largest (positive) impact.





 \mathbb{Z}

•

Large tile sizes: SZ(1D)=(1024), SZ(2D) = (128,128), SZ(3D) = (32,32,32). Port width = 16. Small tile sizes: SZ(1D)=(512), SZ(2D) = (64,64), SZ(3D) = (16,16,16). Port width = 16.

Empty bar, " $_$ " \rightarrow HLS fails (with timing error).





Port width: 8; SZ(1D)=(1024), SZ(2D) = (128,128), SZ(3D) = (32,32,32).

Empty bars, " $_$ " \rightarrow HLS fails (with timing error).



Preliminary Data

Stencil	FPGA	i7-4770 3.9 Ghz	Speedup	Fmax	
Adept 2d5p	0.0456	0.0872	1.90	261	
Adept 2d9p	0.0495	0.1571	3.21	205	
Adept 3d19p	0.1449	0.3841	2.65	145	
Adept 3d27p	0.3376	0.5522	1.63	55	
Poly FDTD0	0.0746	0.0747	1.00	345	
Poly FDTD1	0.1098	0.0823	0.75	320	
Poly FDTD2	0.1139	0.1026	0.90	260	
Poly Heat3d	0.2960	0.2677	0.90	50	
Poly Jacobi1d	0.0191	0.0562	2.94	124	
Poly Jacobi2d	0.0487	0.1189	2.43	200	
seconds					

- max(Fmax) ~ 400 MHz.
- Host: Compiled with -00.
- FPGA:
 - Port width: 16
 - SZ(1D)=(1024), SZ(2D) = (128,128), SZ(3D) = (32,32,32)
- Still room for improvement:
 - Increase port width.
 - Increase tile sizes.
- Limiting factor is the synthesis time.



- Speedup of 43x 156x over FPGAs generated by vendor HLS with default settings.
- How to use polyhedral methods to accelerate stencils on FPGAs.
- Three FPGA-specific in-kernel cache types and when/how to fuse and pick them.
- How to derive address mapping, padding, bursts, and wide ports for best performance.
- Provide a prototype of the transformation including a reproduction package and benchmark codes:

